Newsroom
Latest company and product news, events and webinars.
Latest product releases
IAR Embedded Workbench for Arm - Version 9.60.3
-
Improved CMake support
CMake files can now be directly read by the IAR Embedded Workbench IDE to populate the project manager view, allowing the flexibility of CMake to be mirrored in IAR Embedded Workbench and empowering the user with the IAR C-SPY debug experience as well as building. Enables support for importing, building, and debugging projects based on CMake in IAR Embedded Workbench. -
Cortex-M52 support
-
C-STAT support for MISRA C:2023
MISRA C:2023, also known as MISRA C Third Edition, Second Revision, is now supported. It incorporates MISRA C:2012 amendments 2 (AMD2), 3 (AMD3) and 4 (AMD4), plus technical corrigendum 2 (TC2). MISRA C:2023 incorporates support for C11 and C18 language features. -
AMP multicore debugging with J-Link
The advanced AMP (Asymmetric Multi-Processing) multicore debugging available for I-jet and CMSIS-DAP, is now also supported also by the C-SPY J-Link driver. -
New and updated support for GCC’s "Extensions to the C Programming Language"
-
Support for additional GCC relaxations to ISO C
-
Cortex-R52 single precision only mode
-
J-Link: command line debug capability for CI/CD activities and debugging using VS Code on Linux and Windows
The Segger J-Link debug probe has been added to the C-SPY command line utility (cspybat) and the Runtime Analysis tool (C-RUN) on booth Linux and Windows.. -
Cortex-M55 and Cortex-M85 ETM trace
The debugger trace decoder now supports full instruction trace on the latest Arm Cortex-M cores. -
SDM Debug Authentication
The C-SPY debugger now supports the Arm SDM (Secure Debug Manager) debug authentication method on I-jet, CMSIS-DAP and ST-LINK. -
Experimental support for Sys V shared objects to dynamically create loadable shared libraries
-
Experimental support for SARIF output
The SARIF output format is supported by the compiler, linker, assembler and C-STAT command line tools. -
Support for new devices
IAR Build Tools for Arm - Version 9.60.3
-
Cortex-M52 support
-
C-STAT support for MISRA C:2023
MISRA C:2023, also known as MISRA C Third Edition, Second Revision, is now supported. It incorporates MISRA C:2012 amendments 2 (AMD2), 3 (AMD3) and 4 (AMD4), plus technical corrigendum 2 (TC2). MISRA C:2023 incorporates support for C11 and C18 language features. -
New and updated support for GCC’s "Extensions to the C Programming Language"
-
Support for additional GCC relaxations to ISO C
-
Cortex-R52 single precision only mode
-
J-Link: command line debug capability for CI/CD activities and debugging using VS Code on Linux and Windows
The Segger J-Link debug probe has been added to the C-SPY command line utility (cspybat) and the Runtime Analysis tool (C-RUN) on booth Linux and Windows. -
Cortex-M55 and Cortex-M85 ETM trace
The debugger trace decoder now supports full instruction trace on the latest Arm Cortex-M cores. -
SDM Debug Authentication
The C-SPY debugger now supports the Arm SDM (Secure Debug Manager) debug authentication method on I-jet, CMSIS-DAP and ST-LINK. -
Experimental support for Sys V shared objects to dynamically create loadable shared libraries
-
Experimental support for SARIF output
The SARIF output format is supported by the compiler, linker, assembler and C-STAT command line tools. -
Support for new devices
IAR Visual State - Version 11.2.3
-
Maintenance release
This is a maintenance release to fix bugs introduced in IAR Visual State 11.2.1 and 11.2.2. See the release notes for details.
IAR Embedded Trust - Version 6.21
-
Secure Application Maker Tool Update
The Secure Application Maker (SAM) Tool now supports the NXP MCUXpresso IDE, in addition to the previous support for STM32CubeIDE. The SAM Tool works with the stand-alone Security Context Manager to enhance the security and trust provided by IAR Embedded Trust in applications built outside of IAR Embedded Workbench. -
Device support
New devices from STMicroelectronics are now supported. See the release notes for the full list. -
Program corrections and improvements
Various corrections and improvements have been made. Check the release notes for more details.
IAR Embedded Workbench for RISC-V Functional Safety - Version 3.30.2
- Version 3.30.2 for IAR Embedded Workbench for RISC-V, Functional Safety edition is now available. It is based on the feature release 3.30 of IAR Embedded Workbench for RISC-V.
-
C-STAT analysis tool certified available
The C-STAT static analysis add-on tool has now been certified by TÜV SÜD and complies with the same functional safety standard as the build tools. The Safety Guide has been updated accordingly and there is a new document with details about supported standards and rules: IAR C-STAT Compliance Report.
IAR Build Tools for RISC-V Functional Safety - Version 3.30.2
- Version 3.30.2 for IAR Build Tools for RISC-V, Functional Safety edition is now available. It is based on the feature release 3.30 of IAR Build Tools for RISC-V.
-
C-STAT analysis tool certified available
IAR Embedded Workbench for Arm Functional Safety - Version 9.50.3
- Version 9.50.3 for IAR Embedded Workbench for Arm, Functional Safety editions is now available. It is based on the feature release 9.50 of IAR Embedded Workbench for Arm.
-
C-STAT analysis tool certified available
The C-STAT static analysis add-on tool has now been certified by TÜV SÜD and complies with the same functional safety standard as the build tools. The Safety Guide has been updated accordingly and there is a new document with details about supported standards and rules: IAR C-STAT Compliance Report.
IAR Build Tools for ARM Functional Safety - Version 9.50.3
- Version 9.50.3 for IAR Build Tools for Arm, Functional Safety editions is now available. It is based on the feature release 9.50 of IAR Build Tools for Arm.
-
C-STAT analysis tool certified available
IAR Embedded Workbench for RISC-V - Version 3.30
-
Scalar Cryptography (Zkn, Zks) Instruction Set Extensions
The Zkn and Zks RISC-V extensions implement Scalar Cryptography instructions aimed at accelerating the NIST and ShangMi cryptographic standards, respectively. Both these standards describe algorithms for, given input data, encrypting/decrypting the input, as well as computing unique hash values from the input. -
Code Size Reduction (Zcb, Zcmp) Instruction Set Extensions
The Zcb standard extension provides compressed variants of a number of existing extensions. When this extension is enabled, both the compiler and assembler use those instructions. The Zcmp extension is a set of instructions (including push/pop) that can be executed as a series of existing 32-bit RISC-V instructions. -
Improved code generation for the Bitmanip extensions (rotate)
-
Optimized ceil, floor, and round libraries for soft-float and Zfinx
-
Support for misaligned data access
When supported by the core, the compiler can generate code to read and write packed data using large instructions, instead of performing byte-by-byte accesses. -
New compiler GCC extensions
The following GCC extensions are now supported by the compiler:-the __auto_type specifier-the format function attribute-the warn_unused_result function attribute-structures with a flexible array member allowed as an array type -
IDE Build Actions improvements
Build actions are a flexible design, to which you can inject and chain commands as part of the build. Build actions replace the previous pre- and post-build actions with a more intuitive mechanism, to which multiple actions can be executed before compilation and before/after linking. -
Breakpoints
Breakpoints can now be set during application execution, even when there is no hardware support for it.
IAR Build Tools for RISC-V - Version 3.30
-
Scalar Cryptography (Zkn, Zks) Instruction Set Extensions
The Zkn and Zks RISC-V extensions implement Scalar Cryptography instructions aimed at accelerating the NIST and ShangMi cryptographic standards, respectively. Both these standards describe algorithms for, given input data, encrypting/decrypting the input, as well as computing unique hash values from the input. -
Code Size Reduction (Zcb, Zcmp) Instruction Set Extensions
The Zcb standard extension provides compressed variants of a number of existing extensions. When this extension is enabled, both the compiler and assembler use those instructions. The Zcmp extension is a set of instructions (including push/pop) that can be executed as a series of existing 32-bit RISC-V instructions. -
Improved code generation for the Bitmanip extensions (rotate)
-
Optimized ceil, floor, and round libraries for soft-float and Zfinx
-
Support for misaligned data access
When supported by the core, the compiler can generate code to read and write packed data using large instructions, instead of performing byte-by-byte accesses. -
New compiler GCC extensions
The following GCC extensions are now supported by the compiler:-the __auto_type specifier-the format function attribute-the warn_unused_result function attribute-structures with a flexible array member allowed as an array type
IAR Embedded Workbench for Renesas RL78 Functional Safety - Version 5.10.5
- Version 5.10.5 for IAR Embedded Workbench for Renesas RL78, Functional Safety edition is now available. It is based on the feature release 5.10 of IAR Embedded Workbench for Renesas RL78.
-
C-STAT analysis tool certified available
The C-STAT static analysis add-on tool has now been certified by TÜV SÜD and complies with the same functional safety standard as the build tools. The Safety Guide has been updated accordingly and there is a new document with details about supported standards and rules: IAR C-STAT Compliance Report.
IAR Build Tools for Renesas RL78 Functional Safety - Version 5.10.5
- Version 5.10.5 for IAR Build Tools for Renesas RL78, Functional Safety edition is now available. It is based on the feature release 5.10 of IAR Build Tools for Renesas RL78
-
C-STAT analysis tool certified available
Subscribe to monthly newsletter
Subscribe to IR news
Check the types of releases you want to subscribe to.
Check the languages you want to subscribe to.
To subscribe, please read and approve these terms.
A real email address must be provided.
An email has been sent to confirm your subscription.